INTEGRATED CIRCUITS

DATA SHEET

74ABT648

Octal transceiver/register, inverting (3-State)

Product data Supersedes data of 1998 Jun 08





Octal bus transceiver/register, inverting (3-State)

74ABT648

FEATURES

- Combines 74ABT245 and 74ABT374 type functions in one device
- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Output capability: +64 mA / -32 mA
- Power-up 3-state
- Power-up reset
- Live insertion/extraction permitted
- Latch-up protection exceeds 500 mA per Jedec Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model

DESCRIPTION

The 74ABT648 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT648 transceiver/register consists of bus transceiver circuits with inverting 3-State outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes HIGH. Output Enable (OE) and DIR pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or B register or both.

The Select (SAB, SBA) pins determine whether data is stored or transferred through the device in real-time. The DIR determines which bus will receive data when the $\overline{\text{OE}}$ is active (LOW). In the isolation mode ($\overline{\text{OE}}$ = HIGH), data from Bus A may be stored in the B register and/or data from Bus B may be stored in the A register. Outputs from real-time, or stored registers will be inverted. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B may be driven at a time. The examples on the next page demonstrate the four fundamental bus management functions that can be performed with the 74ABT648.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS T _{amb} = 25 °C; GND = 0 V	TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay An to Bn or Bn to An	$C_L = 50 \text{ pF}; V_{CC} = 5 \text{ V}$	5.9	ns
C _{IN}	Input capacitance CP, S, OE, DIR	V _I = 0 V or V _{CC}	4	pF
C _{I/O}	I/O capacitance	Outputs disabled; V _O = 0 V or V _{CC}	7	pF
I _{CCZ}	Total supply current	Outputs disabled; V _{CC} =5.5 V	110	μΑ

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	PART NUMBER	DWG NUMBER
24-Pin plastic SO	–40 °C to +85 °C	74ABT648D	SOT137-1
24-Pin Plastic TSSOP Type I	−40 °C to +85 °C	74ABT648PW	SOT355-1

PIN CONFIGURATION



PIN DESCRIPTION


PIN NUMBER	SYMBOL	FUNCTION
1, 23	CPAB / CPBA	A to B clock input / B to A clock input
2, 22	SAB / SBA	A to B select input / B to A select input
3	DIR	Direction control input
4, 5, 6, 7, 8, 9, 10, 11	A0 – A7	Data inputs/outputs (A side)
20, 19, 18, 17, 16, 15, 14, 13	B0 – B7	Data inputs/outputs (B side)
21	ŌĒ	Output enable input (active-LOW)
12	GND	Ground (0 V)
24	V _{CC}	Positive supply voltage

2002 Dec 13 2


Octal bus transceiver/register, inverting (3-State)


74ABT648

LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)





Octal bus transceiver/register, inverting (3-State)

74ABT648

FUNCTION TABLE

		INPUTS	3			DAT	A I/O	OPERATING MODE
ŌĒ	DIR	CPAB	СРВА	SAB	SBA	An	Bn	
Х	Х	1	Х	Х	Х	Input	Unspecified output*	Store A, B unspecified
Х	Х	Х	↑	Х	Χ	Unspecified output*	Input	Store B, A unspecified
H H	X X	↑ H or L	↑ H or L	X X	X X	Input	Input	Store A and B data Isolation, hold storage
L L	L L	X X	X H or L	X X	L H	Output	Input	Real time \overline{B} data to A bus Stored \overline{B} data to A bus
L L	H	X H or L	X X	L H	X	Input	Output	Real time \overline{A} data to B bus Stored \overline{A} data to B bus


HIGH voltage levelLOW voltage level

Don't care

LOW-to-HIGH clock transition

The data output function may be enabled or disabled by various signals at the $\overline{\text{OE}}$ input. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the clock.

LOGIC DIAGRAM



Octal bus transceiver/register, inverting (3-State)

74ABT648

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
I _{IK}	DC input diode current	V _I < 0 V	-18	mA
VI	DC input voltage ³		-1.2 to +7.0	V
I _{OK}	DC output diode current	V _O < 0 V	-50	mA
V _{OUT}	DC output voltage ³	output in Off or HIGH state	-0.5 to +5.5	V
I _{OUT}	DC output current	output in LOW state	128	mA
T _{stg}	Storage temperature range		-65 to 150	°C

NOTES:

3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	ITS	UNIT
		Min	Max	
V _{CC}	DC supply voltage	4.5	5.5	V
VI	Input voltage	0	V _{CC}	V
V _{IH}	HIGH-level input voltage	2.0		V
V _{IL}	LOW-level Input voltage		0.8	V
I _{OH}	HIGH-level output current		-32	mA
I _{OL}	LOW-level output current		64	mA
Δt/Δν	Input transition rise or fall rate	0	10	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

^{1.} Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2.} The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.

Octal bus transceiver/register, inverting (3-State)

74ABT648

DC ELECTRICAL CHARACTERISTICS

						LIMITS			
SYMBOL	PARAM	METER	TEST CONDITIONS	Tar	_{nb} = +25	°C	T _{amb} =	–40 °C 35 °C	UNIT
				Min	Тур	Max	Min	Max	
V _{IK}	Input clamp vo	Itage	V _{CC} = 4.5 V; I _{IK} = -18 mA		-0.9	-1.2		-1.2	V
			V_{CC} = 4.5 V; I_{OH} = -3 mA; V_I = V_{IL} or V_{IH}	2.5	3.2		2.5		V
V _{OH}	HIGH-level out	put voltage	$V_{CC} = 5.0 \text{ V}; I_{OH} = -3 \text{ mA}; V_I = V_{IL} \text{ or } V_{IH}$	3.0	3.7		3.0		V
			$V_{CC} = 4.5 \text{ V}; I_{OH} = -32 \text{ mA}; V_I = V_{IL} \text{ or } V_{IH}$	2.0	2.3		2.0		V
V _{RST}	Power-up outp voltage ³	ut low	$V_{CC} = 5.5 \text{ V}; I_O = 1 \text{ mA}; V_I = \text{GND or } V_{CC}$		0.13	0.55		0.55	V
V _{OL}	LOW-level outp	out voltage	V_{CC} = 4.5 V; I_{OL} = 64 mA; V_I = V_{IL} or V_{IH}		0.42	0.55		0.55	V
l _{OFF}	Power-off leak	age current	$V_{CC} = 0.0 \text{ V}; V_{I} \text{ or } V_{O} \le 4.5 \text{ V}$		±5.0	±100		±100	μА
I _{PU/IPD}	Power-up/down 3-State output current ⁴		$V_{\underline{CC}}$ = 2.1 V; V_{O} = 0.5 V; V_{I} = GND or V_{CC} ; V_{OE} = Don't care		±5.0	±50		±50	μА
I _I	Input leakage Control pins		V _{CC} = 5.5 V; V _I = GND or 5.5 V		±0.01	±1.0		±1.0	μΑ
	current	Data pins	V _{CC} = 5.5 V; V _I = GND or 5.5 V		±5	±100		±100	μА
I _{IH} + I _{OZH}	3-State output	HIGH current	$V_{CC} = 5.5 \text{ V}; V_O = 2.7 \text{ V}; V_I = V_{IL} \text{ or } V_{IH}$		5.0	50		50	μА
I _{IL} + I _{OZL}	3-State output	LOW current	$V_{CC} = 5.5 \text{ V}; V_{O} = 0.5 \text{ V}; V_{I} = V_{IL} \text{ or } V_{IH}$		-5.0	-50		-50	μΑ
ICEX	Output HIGH le	eakage current	$V_{CC} = 5.5 \text{ V}; V_O = 5.5 \text{ V}; V_I = \text{GND or } V_{CC}$		5.0	50		50	μΑ
Io	Output current	1	V _{CC} = 5.5 V; V _O = 2.5 V	-50	-65	-180	-50	-180	mA
Іссн			V_{CC} = 5.5 V; Outputs HIGH, V _I = GND or V _{CC}		110	250		250	μА
I _{CCL}	Quiescent supp	ply current	V_{CC} = 5.5 V; Outputs LOW, V _I = GND or V _{CC}		20	30		30	mA
I _{CCZ}			V_{CC} = 5.5 V; Outputs 3-State; V _I = GND or V _{CC}		110	250		250	μА
Δl _{CC}	Additional supplinput pin ²	oly current per	V_{CC} = 5.5 V; one input at 3.4 V, other inputs at V_{CC} or GND; V_{CC} = 5.5 V		0.3	1.5		1.5	mA

Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
 This is the increase in supply current for each input at 3.4 V.
 For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
 This parameter is valid for any V_{CC} between 0 V and 2.1 V, with a transition time of up to 10 msec. From V_{CC} = 2.1 to V_{CC} = 5 V ± 10% a transition time of up to 100 μsec is permitted.

Octal bus transceiver/register, inverting (3-State)

74ABT648

AC CHARACTERISTICS

GND = 0 V, t_{R} = t_{F} = 2.5 ns, C_{L} = 50 pF, R_{L} = 500 Ω

					LIM	ITS		
SYMBOL	PARAMETER	WAVEFORM	T,	_{amb} = +25 / _{CC} = +5.0	°C V	T _{amb} = -40 V _{CC} = +5.	UNIT	
			Min	Тур	Max	Min	Max	1
f_{MAX}	Maximum clock frequency	1	125	200		125		MHz
t _{PLH} t _{PHL}	Propagation delay CPAB to Bn or CPBA to An	1	2.2 1.7	5.3 5.9	6.8 7.4	2.2 1.7	7.8 8.4	ns
t _{PLH}	Propagation delay	2	1.0	3.6	5.1	1.0	6.1	ns
t _{PHL}	An to Bn or Bn to An	3	1.5	4.2	5.6	1.5	6.3	
t _{PLH}	Propagation delay	2	1.5	4.9	6.1	1.5	7.1	ns
t _{PHL}	SAB to Bn or SBA to An	3	1.5	5.4	6.9	1.5	7.7	
t _{PZH}	Output enable time	5	1.0	4.3	5.3	1.0	6.3	ns
t _{PZL}	OE to An or Bn	6	2.1	5.5	7.4	2.1	8.8	
t _{PHZ}	Output disable time	5	1.5	6.2	7.3	1.5	8.3	ns
t _{PLZ}	OE to An or Bn	6	1.5	6.0	7.0	1.5	7.5	
t _{PZH}	Output enable time	5	1.2	4.8	5.7	1.2	6.7	ns
t _{PZL}	DIR to An or Bn	6	2.5	6.0	9.0	2.5	9.5	
t _{PHZ}	Output disable time	5	1.5	5.9	6.7	1.5	7.7	ns
t _{PLZ}	DIR to An or Bn	6	1.5	6.3	7.2	1.5	8.2	

AC SET-UP REQUIREMENTS

GND = 0 V, t_{R} = t_{F} = 2.5 ns, C_{L} = 50 pF, R_{L} = 500 Ω


				LIM	ITS	
SYMBOL	PARAMETER	WAVEFORM	T _{amb} = V _{CC} =	+25 °C +5.0 V	T_{amb} = -40 °C to +85 °C V_{CC} = +5.0 V ±0.5 V	UNIT
			Min	Тур	Min	
t _s (H) t _s (L)	Set-up time An to CPAB, Bn to CPBA	4	3.0 3.0	1.5 1.0	3.0 3.0	ns
t _h (H) t _h (L)	Hold time An to CPAB, Bn to CPBA	4	0.0 0.0	-0.4 -1.0	0.0 0.0	ns
t _w (H) t _w (L)	Pulse width, High or Low CPAB or CPBA	1	3.5 4.0	2.6 1.0	3.5 4.0	ns

Octal bus transceiver/register, inverting (3-State)


74ABT648

AC WAVEFORMS


 $V_M = 1.5 \text{ V}, V_{IN} = \text{GND to } 3.0 \text{ V}$




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 3. Propagation Delay, An to Bn or Bn to An, and SBA to An or SAB to Bn




Waveform 5. 3-State Output Enable Time to HIGH Level and Output Disable Time from HIGH Level



Waveform 2. Propagation Delay, SAB to Bn or SBA to An



Waveform 4. Data Set-up and Hold Times




Waveform 6. 3-State Output Enable Time to LOW Level and Output Disable Time from LOW Level

Octal bus transceiver/register, inverting (3-State)

74ABT648

TEST CIRCUIT AND WAVEFORM




Octal bus transceiver/register, inverting (3-State)

74ABT648

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	o°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE					EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1350E DATE
SOT137-1	075E05	MS-013				-97-05-22 99-12-27


2002 Dec 13 10

Octal bus transceiver/register, inverting (3-State)

74ABT648

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	А3	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	٧	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	7.9 7.7	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT355-1		MO-153				-95-02-04 99-12-27

Octal bus transceiver/register, inverting (3-State)

74ABT648

REVISION HISTORY

Rev	Date	Description	
_3	20021213	Product data (9397 750 10848); ECN 853-1613 29294 of 12 December 2002. Supersedes data of 08 June 1998 (9397 750 04022).	
		Modifications:	
		Ordering information table: remove "North America" column; remove 74ABT648N and 74ABT648DB package offerings.	
_2	19980608	Product specification (9397 750 04022). ECN 853-1613 19516 of 08 June 1998. Supersedes data of 17 April 1995.	

2002 Dec 13 12

Octal bus transceiver/register, inverting (3-State)

74ABT648

Data sheet status

Level	Data sheet status [1]	Product status ^{[2] [3]}	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

^[1] Please consult the most recently issued data sheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit

http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to:

sales.addresses@www.semiconductors.philips.com

© Koninklijke Philips Electronics N.V. 2002 All rights reserved. Printed in U.S.A.

Date of release: 12-02

Document order number: 9397 750 10848

Let's make things better.

Philips Semiconductors





^[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

^[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.